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SUMMARY
The objective of this work is to investigate and characterize different hot carrier
degradation mechanisms in silicon-germanium (SiGe) heterojunction bipolar transis-
tor (HBT) technologies.
In Chapter 1, the SiGe HBT is introduced and the need for predictive reliability
modeling is motivated. The primary physical mechanisms for degradation in typical
SiGe HBT operation are introduced and briefly discussed.
Chapter 2 presents an analysis of measured stress data and TCAD simulations for
a first-generation SiGe HBT technology under high-current density operation. The
damage behaviors seen are discussed within the context of hot carrier degradation
and compared to mixed-mode degradation behaviors. The Auger recombination is
pointed to as the hot carrier generation source, which is supported by the measured
data and TCAD simulations. The analysis presented in Chaper 2 has been submitted
to the IEEE Transactions on Electron Devices (TED) c© 2015 [1].
Chapter 3 presents the beginning stages of a compact degradation model inte-
grated with the Cadence Spectre circuit simulation environment. A physics based
model has been formulated and calibrated using measured stress data and TCAD
simulations. This reliability simulation capability will enable efficient prediction of
end-of-life circuit performance, leading the way for reliability-aware circuit design.
In Chapter 4, a summary of the contributions presented in this thesis is given. In
addition, future directions for comprehensive TCAD simulation of hot carrier stress
effects and damage mitigation in circuit design through use of the compact degrada-




In recent years, there has been incredible growth in the global telecommunications
market, and at the core of that growth is the development of integrated circuit tech-
nologies that have enabled the production of high-performance systems for reasonable
costs. Such growth is due to the constant scaling of core device performance metrics,
and at the forefront of parameter scaling is the shrinking of both lateral and vertical
device dimensions to achieve higher dynamic performance. A consequence of this con-
tinuous scaling, however, is the shrinking of the classical safe operating area (SOA)
boundaries.
As circuit designers seek to maximize the circuit performance afforded by a given
technology, device operating conditions are inevitably pushed to the edges of the DC-
defined SOA boundaries. These SOA boundaries are conservatively defined by “soft”
breakdown limits to ensure a circuit’s reliable operation over its lifetime, meaning
device operation can be pushed beyond these boundaries before the device undergoes
catastrophic breakdown. With knowledge of the physics that drive device degradation
outside the SOA, circuits can be designed to operate beyond classical SOA boundaries
by limiting or mitigating the effects of individual device parameter shifts on overall
circuit performance.
In order to understand how to design circuits that reliably operate outside the
classical SOA, it is first necessary to thoroughly characterize and model the underlying
processes involved in device degradation.
1.1 SiGe BiCMOS Technology
Modern silicon-germanium bipolar CMOS (SiGe BiCMOS) technology finds use
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in a wide variety of analog/mixed-signal, RF, and high-speed digital circuits due to
its high-frequency operation, low noise, high transconductance per unit area, and
compatibility with normal CMOS fabrication techniques. A SiGe BiCMOS technol-
ogy generally exists as a SiGe heterojunction bipolar transistor (HBT) available as
an add-on to a digital CMOS technology. Integration of these two components allows
for impressive integration on a single chip, with the SiGe HBT handling RF, mi-
crowave, and high-speed analog components and the Si CMOS handling memory and
digital components. Recent SiGe BiCMOS platforms have demonstrated current-gain
and power-gain cutoff frequencies (fT and fmax) in excess of 300 GHz [2], and scaling
trends support that THz SiGe HBTs with usable levels of breakdown should be possi-
ble [3]. This device performance level approaching that of III-V material technologies
combined with the cost advantages of Si CMOS manufacturing make SiGe BiCMOS
an ideal candidate for many growing applications.
1.1.1 The SiGe HBT
The modern SiGe HBT is fundamentally very similar to the standard Si bipolar
junction transistor (BJT), but the HBT introduces a graded Ge profile in the base re-
gion. This Ge profile allows device designers to take advantage of bandgap-engineering
in a silicon-based technology. The cross section of a representative first-generation
silicon-germanium (SiGe) HBT is shown in Figure 1.1, and the corresponding doping
profile for an npn device is shown in Figure 1.2. The energy-band diagram result-
ing from the introduction of the Ge profile (Figure 1.3) shows a graded offset that
primarily occurs in the conduction band. The intrinsic band offset introduced by
the Ge profile occurs in the valence band, but due to a p-type doped base layer, the
energy offset between the Fermi level and the valence band is fixed. As the Fermi
level must remain constant in equilibrium, the energy offset is instead shifted to the
conduction-band edge.
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Figure 1.1: Cross-section of a representative first generation SiGe HBT (after
[4]).
Figure 1.2: Measured SIMS profile of a representative first generation SiGe
HBT (after [4]).
The introduction of the graded conduction band edge yields several improvements
in DC operation of the SiGe HBT compared to the Si BJT. The Ge content at the
emitter-base (EB) junction reduces the potential barrier for electron injection, which
provides an exponential increase current conduction for the same bias which yields
higher current gain. Additionally, output conductance is improved by a graded Ge
profile. The graded bandgap within the base leads to a exponentially graded minority
carrier profile, which for a bandgap minimum at the collector-base (CB) junction,
weights the minority carrier profile such that backside depletion of the neutral base
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is limited [4].
Figure 1.3: Energy-band diagram for a graded-base SiGe HBT (after [4]).
The graded Ge profile also leads to improvements in several AC performance
metrics. The graded offset in the conduction band induces a drift field that boosts
minority-electron transport across the base, reducing the base transit-time (τb), which
is typically the limiting factor in determining unity gain frequency (fT ) and maxi-
mum oscillation frequency (fmax). Additionally, the enhancement of majority carrier
mobility in the base layer due to the Ge content leads to a reduction in the base
sheet-resistance (rbi) [4].
1.1.2 Avalanche Multiplication
In order to take advantage of the potential for fT afforded by the reductions in
transit times by the Ge profile in a SiGe HBT, the collector current density (JC) must
be increased so that the charging times associated with the depletion and parasitic
capacitances are minimized. At high JC , however, the Kirk effect will cause the
base region to “push-out” into the CB depletion region, effectively widening the base
region and dramatically increasing τb. The Kirk effect begins when the charge density
associated with current flow exceeds the charge density in the CB depletion region, so
4
Figure 1.4: The avalanche multiplication process in a bipolar transistor under
normal operation (after [4]).
to delay the onset of the Kirk effect, device designers will increase the collector doping.
This increased doping in turn leads to an increase in the magnitude of the electric field
in the CB junction. Under typical operation, the CB junction will be reverse-biased
causing high impact-ionization rates. The resultant avalanche multiplication, which
can be easily measured as the avalanche multiplication factor (M − 1), determines
the breakdown voltage.
Avalanche multiplication in a bipolar device occurs by repeated impact ionization
processes the CB depletion region. A basic diagram of the process is shown in Fig-
ure 1.4. Electrons injected from the base into the reverse-biased CB junction will be
accelerated by the electric field and have a chance of undergoing impact ionization,
where an energetic electron impacts the lattice with sufficient energy to generate an
additional electron-hole (e-h) pair, and these secondary carriers can subsequently gain
energy and undergo impact ionization. The result of this process is that the current
leaving the CB junction is larger than the current entering the CB junction, and
should the avalanching process be sufficiently strong, the excess current will cause
the device to enter breakdown.
In this work M − 1 is measured with a forced-IE technique, where a current is
forced in the emitter and the collector-base voltage (VCB) is swept. We can determine
the current entering the CB junction by using the fact that the IB component due to
5
Figure 1.5: M − 1 data from a first-generation SiGe HBT measured using the
force-IE technique.
hole injection is solely dependent on the base-emitter voltage (VBE) and is equal to
IB for VCB = 0. With this consideration, M − 1 can be expressed by [4]
M − 1 = In,out
In,in
− 1 = IC
IE − IB(VBE)|VCB=0
− 1. (1.1)
As VCB is increased, M − 1 will naturally increase due to the increasing field in
the CB junction. At high currents when the Kirk effect engages, the base pushout
will lower the peak electric field in the junction, so M − 1 will drop. Measured M − 1




A common source of device degradation in both SiGe HBTs and Si CMOS tech-
nologies is trap creation at semiconductor/oxide interfaces by hot, or high-energy,
charge carriers. In a SiGe HBT, this degradation will occur along the EB spacer ox-
ide interface as well as the shallow-trench isolation (STI) oxide interface, which leads
to an increase in the non-ideal base current due to increased trap-assisted Shockley-
Read-Hall (SRH) recombination. In a typical mixed-signal circuit, a SiGe HBT is
particularly vulnerable to the mixed-mode damage mechanism, which results from
simultaneous application of high JC and high VCB [5]. The mixed-mode damage
mechanism has a complex response to circuit operating conditions with distinct dam-
age and annealing regions determined by the time-dependent electric field, lattice
temperature, and current densities within the device [6].
In order to predict the device degradation over time, an understanding of hot
carrier driven trap creation is necessary. Hot carrier degradation relies on two major
processes: 1) the generation of hot carriers and their transport to an oxide interface,
and 2) the formation and annealing of traps at that interface [7]. These processes,
shown schematically in Figure 1.6, occur under traditional mixed-mode stress condi-
tions when minority carriers from the base enter the CB depletion region from the
base and are accelerated by the high electric field. These carriers can gain sufficient
energy to undergo impact ionization, creating additional energetic pairs. These newly
generated hot carriers can then proceed to participate in additional impact-ionization
events, creating an avalanche effect. Throughout this process, energetic carriers can
be redirected towards an oxide interface, and if these carriers reach the oxide with
sufficient energy, they can de-passivate dangling bonds at the interface and create
trap states [7]. Traps will generally be created at the EB spacer oxide and STI oxide
interfaces, increasing the non-ideal base current in forward-mode and inverse-mode
7
Figure 1.6: 2-D cross-section of a SiGe HBT model depicting the basic process
of the mixed-mode degradation mechanism (after [8]).
(electrical emitter and collector swapped), respectively, due to increased SRH recom-
bination. As the effects on the forward-mode operation are more relevant to typical
circuit operation, the traps generated at the EB spacer oxide are of greater concern.
The generation and transport of hot carriers has commonly been modeled using
the lucky-electron model (LEM), which applies individual probabilities to each step in
that process [9,10]. The LEM determines the rate at which hot carriers impinge on the
oxide interface as the product of: 1) the local carrier density; 2) the probability that
a carrier gains sufficient energy to generate a trap state; 3) the probability that a hot
carrier will be redirected toward the oxide interface with sufficient momentum; and 4)
the probability that a hot carrier will reach the oxide interface without undergoing an
energy-robbing collision. The hot carrier probability Phot derived from mixed-mode
stress conditions is driven by the effective electric field Feff , and is defined as






where λ is the carrier mean-free-path length, and φhot is the threshold energy
required to de-passivate a dangling bond [8]. Here Feff (x, y) is computed based on a
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conversion from the local carrier temperatures in the hydrodynamic transport model
[11].
Once at an oxide interface, trap formation by hot carriers is caused by de-passivation
of silicon dangling bonds along the interface. The reaction-diffusion (R-D) model has
typically been used to explain the hydrogen-diffusion-controlled surface state creation
mechanism of bias temperature instability [12], but the same model can be success-
fully applied here [8]. The evolution of the interface trap density Nit can be computed
from the R-D formalism
∂Nit
∂t
= KF (N0 −Nit)−KRNitH2 (1.3)
where KF is the forward reaction rate determined by the hot carrier probabilities,
KR is the reverse reaction rate, N0 is the total dangling bond density at the interface,
and H2 is the hydrogen density at the interface [12]. In a forward-reaction-dominated
process far from saturation, such as a mixed-mode stress condition, an approximate






where D is the diffusion coefficent of hydrogen in the oxide and α sets the power-law
time dependence of trap formation. A t0.25 time dependence where α = 0.25 matches
the degradation trend seen in [12].
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CHAPTER 2
HOT CARRIER RELIABILITY AT HIGH-CURRENT
DENSITY OPERATION
2.1 Introduction
As SiGe BiCMOS technologies continue to find use in high-speed analog/mixed-
signal and RF applications, combined optimization of the lateral and vertical scaling
of SiGe HBTs is needed to obtain improved dynamic performance. A consequence of
this continuous scaling driven by the desire for greater performance is the shrinking
of classical SOA boundaries. In order to achieve higher peak fT , an increase of the
collector doping is needed to suppress the Kirk and heterojunction barrier effects.
This increase in doping, however, leads to a strong increase in the CB junction field
and to an increase in the JC needed to reach peak fT . As circuit designers seek
to maximize the circuit performance afforded by a given SiGe technology platform,
operating conditions are inevitably pushed nearer and nearer to the DC-defined SOA
boundaries. Because of this, an understanding of the physics that determine the
time-to-failure (TTF) for a circuit is necessary.
The main concern with end-of-life performance of a circuit is how circuit parame-
ters shift due to transistor degradation over time. A common degradation mechanism
is the generation of interface traps at the EB spacer oxide and the STI oxide by hot,
or high-energy, charge carriers, which causes the base current to increase over time
(i.e., degrade). Hot carrier degradation is generally caused by the mixed-mode degra-
dation mechanism [5, 13], which can be traced to the generation of hot carriers by
large electric fields in the CB junction under simultaneous high VCB and moderate
10
JC biasing conditions. Interestingly, similar hot carrier driven interface trap gen-
eration has also been seen under simultaneous low-voltage and high-current stress
conditions, where electric fields are not large enough to produce hot carriers. Some
studies have suggested Auger generation as a candidate mechanism for hot carrier
generation under such stress conditions [14–17], and in [18], we provided evidence
to support Auger generation as the driving mechanism. This work expands upon
that previous study through explanation of the role Auger recombination plays in hot
carrier degradation, comparison of the effects of mixed-mode stress and high-current
stress, and explanation for the different behaviors attributed to Auger recombination
seen in high-current stress using stress measurement data and calibrated technology
computer aided design (TCAD) simulations.
2.2 Hot Carrier Physics
In order to understand the differences between mixed-mode and high-current stress
degradation, we first look to the previously established hot carrier framework of the
lucky-electron model (LEM) and the reaction-diffusion (R-D) model and examine the
driving procesess:
1. The generation of hot carriers and their transport to an oxide interface.
2. The formation and annealing of traps at that interface.
When examining degradation under high-current stress, we see an increase in the non-
ideal base current and time dependence similar to those of mixed-mode degradation.
This similarity suggests that assuming the same framework for high-current degrada-
tion physics is reasonable. Under low-voltage, high-current stress, the large electric
field needed to produce hot carriers is missing, but if another mechanism is capable of
producing hot carriers, then it is reasonable to assume that the proceeding processes
of re-direction, travel to an oxide interface, and de-passivation of a dangling bond are
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the same. A prevalent process and likely source of hot carriers under high-current
operation is Auger recombination, wherein an electron-hole pair recombines and a
third free carrier is subsequently accelerated to higher energy. In a SiGe HBT, Auger
generation should not be able to provide the energy required to de-passivate a silicon
dangling bond at the oxide interface (2.3 eV [7]), but with a sufficient carrier density,
repeated recombination processes involving the same carrier should be able to pro-
vide a sufficiently large thermal tail to the carrier energy distribution function (EDF),
which shows a Maxwellian shape [19].
Similar to the avalanching impact-ionization process that plays a large role in
mixed-mode degradation, a possible avalanching of the Auger process, which is es-
sentially the inverse process to impact ionization, would provide sufficient energy for
hot carrier degradation. Studies of hot carrier injection in MOSFETs have shown
that Auger recombination and the similar electron-electron scattering process can
contribute to hot carrier degradation under certain conditions [17,20]. Though it has
reduced probability of creating hot carriers with sufficient energy, the Auger genera-
tion degradation process is enhanced relative to mixed-mode degradation due to the
physical location where these processes occur within the device. The highest rates
of Auger generation occur in the EB depletion region or within the neutral base,
as opposed to the CB depletion region for high fields in mixed-mode stress. Given
the increased proximity to the EB spacer oxide of Auger generated hot carriers, the
probability of energy-robbing collisions is reduced exponentially because hot carriers
have to travel a shorter distance [8].
2.3 Device Stress Measurements
The devices used in this investigation were first-generation SiGe HBTs from a
0.3 µm commercial complementary SiGe HBT technology with a 50 GHz peak fT
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at JC of about 1 − 2 mA/µm2, and a minimum open-base collector-emitter break-
down voltage (BVCEO) of 3.3 V . Measurements were performed on-wafer using an
automated DC probing system equipped with a hot-chuck for over temperature mea-
surements. Transistors were stressed using an Agilent 4155C Semiconductor Param-
eter Analyzer by pulling a set current density through the emitter and applying a
set reverse-bias voltage across the CB junction with the base grounded for a pre-
determined time interval. Device degradation was monitored by periodically inter-
rupting the stress and measuring forward-mode and inverse-mode Gummel charac-
teristics. Each stress condition was measured on a fresh unstressed device.
2.3.1 Mixed-Mode Stress
We briefly examine mixed-mode stress data to set a baseline for comparison with
the high-current stress results. A stress condition representative of peak avalanche
generation in mixed-mode stress is shown in Figure 2.1, which shows the time evo-
lution of a device’s forward and inverse Gummel characteristics, over 10, 000 s, for
a stress bias of JE = 400 µA/µm
2 and VCB = 7 V . As expected for a high-voltage
stress condition, the non-ideal base current in both the forward-mode and inverse-
mode Gummel characteristics increases, which indicates the formation of interface
traps at the EB spacer oxide and at the STI edge. We measured the degradation of
these devices across a large set of bias points in the mixed-mode stress region, and
as seen on the stress map shown in Figure 2.2, mixed-mode stress follows the same
bias dependency as avalanche generation. That is, base current degradation increases
with voltage due to increased impact ionization rates and hot carrier probability, and
the degradation increases with current due to the increase in available carriers to
participate in damage physics, but then decreases rapidly at high currents due to
the Kirk effect, which lowers the maximum electric field and pushes the hot carrier




Figure 2.1: Mixed-mode stress evolution over 10, 000 s for the stress condition
JE = 400 µA/µm
2 and VCB = 7 V . The (a) forward-mode and (b) inverse-mode
Gummel characteristics show the effects of interface traps at the EB spacer
oxide and STI oxide, respectively.
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Figure 2.2: Mixed-mode stress map showing the ratio of post-stress and pre-
stress base current after 10, 000 s for a wide range of stress conditions taken
from forward-mode Gummel characteristics at VBE = 0.5 V .
oxide, however, will continue to increase with current density despite the Kirk effect
because the hot carrier generation location moves along, not away from, the interface.
A more detailed explanation on the bias dependencies of mixed-mode stress in the
framework of the LEM is shown in [8].
2.3.2 High-Current Stress
Using the same setup utilized during mixed-mode stress, we biased devices at cur-
rent densities larger than JC at peak fT , and to isolate the effects of high-current dam-
age, stress voltages were kept small to minimize the contribution of field-generated hot
carriers to trap generation. The evolution of the Gummel characteristics over 10, 000
s, for a representative high-current stress bias of JE = 20 mA/µm
2 and VCB = 1 V ,
is shown in Figure 2.3, where an increase in the non-ideal base current is apparent,




Figure 2.3: High-current stress evolution over 10, 000 s for the stress condition
JE = 20 mA/µm
2 and VCB = 1 V . The (a) forward-mode and (b) inverse-mode
Gummel characteristics show the effects of interface traps at the EB spacer
oxide and STI oxide, respectively.
Upon closer inspection of the Gummel characteristics, additional current shifts
are visible. As shown in Figure 2.4, there is a small initial decrease in the ideal
base current as well as an eventual increase in both the collector and base current
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Figure 2.4: Time evolution of base and collector current for the stress condition
JE = 20 mA/µm
2 and VCB = 1 V . Non-ideal base current shifts are evident at
low VBE and shifts in the ideal base current and RE are evident for high VBE.
for high values of VBE. This has previously been attributed to an annealing process
of interface traps at the poly-silicon/crystalline-silicon emitter interface that reduces
recombination at the interface and leads to a decrease in the emitter resistance (RE)
[15,16]. The previous studies have reported current shifts as high as 30% in a Silicon
BiCMOS platform [15] and 15−20% in a higher performance SiGe HBT platform [16].
As explained in [15], the degradation and annealing processes are primarily dependent
on the quality of the interface and the availability of atomic Hydrogen, and as such,
we can infer that the difference in these changes can be attributed to a difference
in interface quality across different technologies. Additionally, an effect involving the
Germanium profile that leads to increased damage, explained in the next section, also
contributes to the difference compared to the Silicon BiCMOS platform presented in
[15]. As these devices show minimal annealing behavior, the changes in the non-ideal
base current due to trap creation will overtake the effects of the annealing over time.
As we look at the effects of high-current stress over a wider range of stress condi-
tions, a few different behaviors become apparent. When examining the degradation
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Figure 2.5: Base current degradation at VBE = 0.5 V on forward Gummel char-
acteristic after 10, 000 s for VCB = 1 V and a range of stress current densities.
over a range of current densities, an interesting threshold appears around a stress cur-
rent density of 10 mA/µm2, as shown in Figure 2.5. For a stress below 10 mA/µm2,
the base current indicates both damage and annealing behaviors over time. Referring
to the R-D formalism, we can infer that there is a range of current values where
the forward and reverse reaction rates, KF and KR, are balanced. The reverse re-
action process is driven by the availability of hydrogen species in proximity of the
oxide interface and is greatly affected by temperature [12]. At high current densities,
self-heating within the device can become significant, leading to an increased reverse
reaction; however, it is clear that above a certain current density, the forward reac-
tion process begins to dominate. The cause of this behavior is discussed in the next
section. Figure 2.5 also shows that degradation of the inverse mode is significantly
less than forward mode degradation, which is due to the STI oxide interface being
located farther away from the region of peak Auger regeneration in the EB depletion
region and the neutral base.
As the stress voltage is increased while maintaining a very high current density,
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Figure 2.6: Base current degradation at VBE = 0.5 V on inverse Gummel char-
acteristic after 10, 000 s for JE = 20 mA/µm
2 and a range of stress voltages.
an expectation that the forward mode damage should increase as the mixed-mode
mechanism begins to contribute would be reasonable; however, minimal change in
the damage at the EB oxide occurs, as seen in the forward mode data in Figure 2.6.
Considering the Kirk effect is strongly engaged, causing the maximum electric field to
decrease and push deep into the device away from the EB oxide interface, the observed
negligible damage increase is reasonable. Additionally, Auger recombination is largely
dependent on the carrier densities and independent of the electric field. If we instead
focus on the inverse-mode operation, damage does in fact increase consistently with
voltage, as shown in Figure 2.6. As the increased damage occurs for stress voltages
as low as 4 V , for which typical mixed-mode damage at the EB oxide is small in this
technology, evident in Figure 2.2, this behavior requires further investigation through
the use of TCAD for explanation.
With an increase in operating temperature, the effects of mixed-mode degradation
will decrease due to decreased avalanche generation and an increased probability of
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scattering due to a shortened mean-free-path length. Because the scattering and re-
direction probabilities for Auger hot carriers are similar to those for mixed-mode hot
carriers, a similar temperature dependence would be expected. However, an increase
in Auger hot carrier degradation is observed with increasing temperature. This can
be seen in Figure 2.7, where the degradation for a single stress condition of VCB = 2 V
and JE = 20 mA/µm
2, measured at both 25◦C and 100◦C, is shown. The higher
temperature stress condition clearly develops damage at a faster rate. The comparison
is made here by looking at the relative change in the Gummel characteristics from
each temperature sampled at an initial base current of IB = 1 pA, depicted in the
inset of Figure 2.7, which allows for isolating the degradation from the effects of
the difference in temperatures. This current value was chosen to sample an operating
point at which interface traps contribute significantly to the total base current. There
are two factors that account for this temperature dependence with Auger hot carriers:
the Auger recombination rate, and the hot carrier EDF. Previous studies show that
Auger recombination rates will increase by about 20− 50% depending on the carrier
density over this temperature range [21, 22]. An increase in recombination rates
means an increase in the number of hot carriers generated. Additionally, due to
the thermalized energy tail of the Auger recombination EDF, increased temperatures
will increase the probability that charge carriers excited by the Auger process have
sufficient energy to create trap states.
2.4 High Current Simulations
We have simulated high-current device operation using a well-calibrated 2-D de-
vice profile in the Synopsys Sentaurus TCAD suite in order to further investigate two
interesting behaviors seen in high-current stressing: 1) the threshold behavior seen
around 10 mA/µm2, and 2) the effect of stress voltage during high-current operation
on inverse-mode degradation.
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Figure 2.7: Base current degradation extracted from forward-mode Gum-
mel characteristics at IB = 1 pA for the stress condition VCB = 2 V and
JE = 20 mA/µm
2 at both 25◦C and 100◦C.
Figure 2.8: TCAD simulated peak Auger recombination rate within the neutral
base region.
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By comparing Auger recombination rates within the device across current den-
sity, the underlying reason for the threshold behavior becomes evident. From 1 −
10 mA/µm2, Auger recombination within the neutral base increases several orders of
magnitude, and with hot carriers being created closer to the EB spacer oxide, the trap
formation rate will increase. Shown in Figure 2.8, the peak Auger recombination rate
within the neutral base increases sharply until JE = 6 mA/µm
2. The cause of this
increase is the exposure of the triangular Germanium profile utilized in the base at
the onset of the Kirk effect, which creates a potential well in the neutral base region,
as shown in Figure 2.9.
To investigate the trap formation at the STI oxide interface, which appears as
damage in the inverse-mode Gummel characteristics, we must observe what happens
to the electric field within the device as the current is increased. Figure 2.10 shows
the electric field within the collector for increasing current densities. Strong Kirk
Figure 2.9: TCAD simulated conduction band energy in neutral base region for
a range of current densities with the Germanium profile shape overlaid.
effect is evident, as expected, and the electric field is pushed deeper into the collector
region. At sufficiently high current density, the field will be pushed all the way to
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Figure 2.10: TCAD simulated electric field in the collector region for VCB =
4 V for a range of emitter current densities demonstrating compression of the
electric field at the subcollector under heavy Kirk effect. Additionally, the field
at JE = 20 mA/µm
2 and VCB = 1 V is shown for comparison. The location of the
subcollector is shown by the heavy dashed line.
the sub-collector region. Once the field is pushed to the sub-collector, it will begin to
compress and the applied VCB potential drop will occur over a narrow region, leading
to enhanced hot carrier generation and impact ionization, consistent with our data.
The enhanced hot carrier generation is evident in the inverse mode data in Figure 2.5,
which shows a sharper increase in inverse-mode damage beyond 10 mA/µm2.
2.5 Summary
We have investigated high-current electrical stress degradation in SiGe HBTs,
and compared the process to traditional mixed-mode stress degradation. We have
concluded that the non-ideal base current formation seen under high-current stress
is also due to trap formation at the EB spacer oxide and STI oxide interfaces by
hot carriers. We have provided evidence that the Auger recombination process is the
source of hot carriers under high-current conditions, and explained how it couples
with the hot carrier and trap formation physics. Measurements over a range of stress
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conditions have revealed a number of differences on bias dependency between high-
current stress and mixed-mode stress. High-current stress damage increases with
current density and exhibits a threshold behavior attributed to the formation of a
potential well in the neutral base during base pushout, which leads to a sharp increase
in Auger recombination within the neutral base. Trap formation at the STI oxide
interface was also observed to have a stronger than expected voltage dependence as
a result of a compression of the electric field at the collector/sub-collector interface
under Kirk effect. Additionally, Auger hot carrier degradation displays a positive




COMPACT MODELING OF MIXED-MODE
DEGRADATION
3.1 Introduction
How to accurately and efficiently predict end-of-life circuit performance remains
an open question in the world of semiconductor modeling, and the ability to quickly
look at the end-of-life response for a circuit remains as a sort of “holy grail” for
circuit designers. The underlying problem though is highly sophisticated, and while
circuit designers treat the transistor as a perfectly modeled black box, it is not that
simple. Device reliability and aging is a complex response to the dynamic operating
conditions of a device over its lifetime. A multitude of efforts have been made to
capture the aging behavior of specific degradation mechanisms, such as bias temper-
ature instability (BTI) [12] and hot carrier injection (HCI) [9, 10] in MOS devices
as well as mixed-mode degradation in bipolar devices [8, 23], using TCAD solutions
that can calculate the electric field and carrier densities of a device under dynamic
operating conditions. This is truly the only way to make predictions that account
for all the relevant physics, but accurate reliability simulation for a device can take
a long period of time, making TCAD simulation of a full circuit prohibitively long
for use by circuit designers. Long term reliability prediction for a bipolar device is
particularly difficult due to the number of competing degradation mechanisms as the
device operating point swings through several different damage regions. Figure 3.1
shows a representative dynamic load-line for a device in a cascode power amplifier
passing through multiple degradation regions.
The most practical step towards achieving fast circuit reliability in a simulation
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Figure 3.1: TCAD simulated dynamic loadline for the upper device in a SiGe
HBT cascode amplifier. Approximate demarcations of different damage regions
show the variety of stress conditions this device will go through during its
operation (after [24]).
environment is the development of a stress damage wrap-around for a device compact
model. While it will fail to capture the full physics of the stress environment such as
in TCAD, the stress damage model should be physics based and can be informed by
calibrated TCAD stress simulations. Similar approaches have been made in the past
with some success, such as for hot carrier breakdown of CMOS devices [25, 26], but
most models fail to present the full picture for circuit aging, either through the use
of simple physical models or incomplete representation of aging effects in the device
[27, 28]. This work represents the first steps in the development of a physics based
damage model as a wrapper for SiGe HBT compact models that will cover the major
components of hot carrier degradation. Here we use the framework of the coupled
lucky-electron model (LEM) and reaction-diffusion (R-D) model to formulate analytic




The primary result of mixed-mode degradation in a SiGe HBT is an increase in
the non-ideal base current due to an increase in interface traps at the EB spacer
oxide and the STI oxide. The processes behind this degradation have successfully
been simulated in a TCAD environment using a modified version of the LEM [8,23].
The LEM shows that the degradation rate is dependent on the rate at which hot
carriers impinge on the relevant oxide interfaces. Using a combination of measured
and simulated stress data, the individual probabilities that determine the hot carrier
rates can be converted to simpler forms based on the device operating point. The









λE dε = e−
φhot
λE (3.1)
where λ is the carrier mean-free-path length, E is the electric field, and φhot is mini-
mum energy required to break a dangling bond at the oxide/semiconductor interface.
By inspection, (3.1) has the same form as the probability for impact-ionization to
occur, which leads to the conclusion that the two probabilities are proportional. This
information then allows us to use the avalanche generated current Iavl as a measure







where q is the electron charge, φII is the threshold energy for impact ionization, Emax
is the peak electric field in the junction. Modern bipolar compact models such as
HICUM and MEXTRAM accurately model avalanche current in the device, so Iavl
can be extracted directly from the model. By approximating the CB junction as a
one-sided p+ − n junction, we can make an approximation on the peak electric field
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where b and I1 become model fitting parameters for the model and Vbi is the built-in
voltage of the CB junction. The IE dependence is included as an approximation for
the current at the BC junction and is used to model the lowering of the peak electric
field at high current densities when the Kirk effect engages.
The remaining probabilities for the LEM are the probability that a hot carrier
is redirected toward an oxide interface and the probability that a carrier reaches the
oxide interface without undergoing an energy-robbing collision. In an npn device,
hot holes are naturally directed toward the EB spacer from the CB depletion region,
and measurements done to determine the redirection probability have found that
the fraction of electrons redirected toward the EB spacer can be simplified to a small
constant [29]. Under these assumptions, the total redirection probability can be taken
as a constant. The collision probability is given by e−d/λ [10], where λ is the mean-
free-path length and d is the distance the hot carrier must travel. If we take d to be
the distance from peak electric field to the EB spacer, the collision probability will
remain constant at low current densities. Taking the shift in the peak location to be




where I0 is an additional model fitting parameter. Combining (3.3) and (3.4), the











where A0 is a model fitting parameter.
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With an accurate approximation for the hot carrier rate, taking that to be the
forward reaction rate in the R-D model yields a solution for the time evolution of the
interface traps as in (1.4). As the SRH recombination current is directly proportional
to the interface trap density, an equation for the degradation of the non-ideal base
current in the device is directly obtainable as








I0 · tn (3.6)
where ISRH,0 is the original SRH recombination current.
Using measured and TCAD simulated stress data, this model has been fit to a
2nd-generation SiGe HBT technology. A comparison of hot carrier rates obtained
from TCAD simulations and the proposed model for a wide range of stress bias
conditions is shown in Figure 3.2. Good fit is seen between the model and TCAD up
to current densities above JC at peak fT (1 mA/µm
2). In comparison to measured
data, excellent fit is also seen. Figure 3.3 shows great fit of the time dependence of
the model up to 10, 000 s, and Figure 3.4 shows good fit for a range of bias conditions.
Figure 3.2: Stress model and TCAD calculated hot carrier rates for a wide
range of stress bias conditions.
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Figure 3.3: Comparison of stress model to measured data for the stress con-
ditions VCB = 4 V and VCB = 5 V with JE = 1 mA/µm
2 measured up to 10, 000
s.
(a) (b)
Figure 3.4: Stress maps for 10, 000 s mixed-mode stress in a second-generation
SiGe HBT measured at VBE = 0.5 V in the forward-mode Gummel characteristic
for (a) measured data and (b) model data.
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3.3 Simulation Framework
The degradation has been implemented in the Cadence Spectre circuit simulation
environment via the Unified Reliability Interface (URI) framework [31]. The Spec-
tre URI allows externally defined reliability models to be implemented as wrappers
around the the simulation process. The Spectre simulator will pass operating point
parameters to URI models that will iteratively age each device within the circuit.
The process flow, shown in Figure 3.5, consists of:
1. Simulation of a circuit in pre-stress condition.
2. Transient simulation for a set number of circuit periods to iteratively accumulate
the net aging of a device over a circuit period.
3. Extrapolation of aging for several periods to a determined lifetime.
4. Creation of an aged compact model parameter set.
5. Re-simulation of the circuit in post-stress condition with the aged parameter
set.
Figure 3.5: Simulation flow diagram for the aging process within Spectre.
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Determining the age rate during the transient stress simulation is performed by
summing the discretized degradation calculated using the formulated model at each
time step during the circuit period. In performing this stress accumulation, the











After the transient simulation completes, the Age parameter can be linearly ex-
trapolated to a full circuit lifetime, and the non-ideal base current compact model








As this model is implemented external to the circuit simulation, this degradation
model can easily be added to any bipolar compact model that has accurately modeled
avalanche current.
3.4 Summary
We have formulated a physics-based degradation model for mixed-mode stress in
SiGe HBTs. This model has been calibrated using both measured stress data and
simulated TCAD stress data. Additionally, this degradation model has been imple-
mented in the Spectre circuit simulator via the URI framework. The URI enables for
the calculation of the device damage accumulated over a stress period and subsequent
extrapolation to the full circuit lifetime. From this calculation, end-of-life compact
model parameter sets are generated that enable the circuit designer to predict the
end-of-life circuit performance. Additional work is still needed complete setup of the
simulation environment, which is why no Spectre simulated stress data is presented
here. Moving forward, we will investigate the modeling of additional degradation
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mechanisms in addition to the mixed-mode damage mechanism in order to create a
comprehensive hot carrier stress degradation model that will finally realize this “holy





The results presented in Chapter 2 on the effects of high-current stress in a first-
generation SiGe HBT technology shows clear evidence of a new damage mechanism
present at high-current density operation outside of the typical mixed-mode damage
mechanism. Extensive measurement data covering a wide range of stress bias condi-
tions at multiple temperatures is supported by TCAD simulation of a well-calibrated
2D model of the technology to show that Auger recombination is the culprit mech-
anism for hot carrier generation under such operating conditions. The results from
this work are currently under review to be published in IEEE Transaction on Elec-
tron Devices [1] and are an extension of work presented at the IEEE International
Semiconductor Device Research Symposium 2013 [18].
The results from Chapter 3 on the creation of a degradation compact model for
mixed-mode damage in SiGe HBTs shows potential to be the foundation of a com-
prehensive hot carrier stress damage model for SiGe HBTs. The formulated model
shows good fit to both measured stress data and TCAD simulated stress data, and
the model has been set up for use in the Cadence Spectre circuit simulator.
4.2 Future Work
4.2.1 TCAD Modeling of Hot Carrier Effects
In order to more fully understand the effects of Auger hot carrier degradation, the
TCAD stress damage framework developed in [8, 23] must be extended to support
both the Auger hot carrier and annealing mechanisms in SiGe HBTs. We currently
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have a simple model for Auger hot carrier degradation, but a more thorough approach
to statistically characterize the degradation will be necessary to create an accurate
and well calibrated model. The annealing process presents an additional challenge
because our current efforts have been based on the assumption of a forward-reaction
dominated process in the solution to the R-D equations. To properly model annealing
behavior, finding full solutions to the R-D equations will be necessary.
4.2.2 Hot Carrier Degradation Model for Reliability-Aware Design
Once we are capable of running mixed-mode degradation simulations in Spectre,
we will need to calibrate the simulation model to the measured stress data. Stress
measurements on fundamental circuit elements such as current mirrors and simple
switching elements is currently underway and will inform the validity and calibration
of the compact degradation model. With a calibrated model, efficient investigation
into the effects of device degradation on circuit operation may begin. The objec-
tive will be to explore circuit design techniques and novel architectures that either
minimize individual device degradation or mitigate the effects of device degradation
on overall circuit performance. Additionally, modeling of high-current and annealing
stress behaviors will be necessary to create a complete compact degradation model.
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